4. Consider the circuit in the figure below. 5 For an infinite amount of time prior to time 0 ns, the input signals were A=1, B=1. At time 0 ns, the input signals change to A=0, B = 1. Assume that NOT gates have a delay of 2 ns and all other gates have a delay of 4 ns. a) What is the value (0 or 1) of the output before 0 ns? b) What is the value of the output at 2 ns? c) What is the value of the output at 8 ns? d) What is the value of the output at 13 ns? e) What is the value of the output at 16 ns?

4. Consider the circuit in the figure below. 5 For an infinite amount of time prior to time 0 ns, the input signals were A=1, B=1. At time 0 ns, the input signals change to A=0, B = 1. Assume that NOT gates have a delay of 2 ns and all other gates have a delay of 4 ns. a) What is the value (0 or 1) of the output before 0 ns? b) What is the value of the output at 2 ns? c) What is the value of the output at 8 ns? d) What is the value of the output at 13 ns? e) What is the value of the output at 16 ns?

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Implement following function G and the function F together using only one decoder and external gates (OR, AND, NOT...). F(A, B, C, D) = Em( 2 , 5 ,6, 7 ,13, 14, 15) G(A, B, C, D) = { 0,4,8,10,12 }
Implement following function G and the function F together using only one decoder and external gates (OR, AND, NOT...). G(A, B, C, D) = {Even numbers not included in the function F} F(A, B, C, D) = ∑m(2, 5, 6, 7, 13, 14, 15)
One way to think of logic gate types is to consider what input states guarantee a certain output state. For example, we could describe the function of an AND gate as “Any low input guarantees a low output.” Identify what type of gate is represented by the following phrase: “Any low input guarantees a high output.”
Cl. Consider the designing of a synchronons circuit to detect the sequence 1100. The circuit has a single input x, and a single output z. The output is logic-1 whenever the input sequence 1100 is detected, logic-0 otherwise. Note that overlapping sequences are allowed. Answer the following questions: kel a Complete the following state diagram of the circuit SO SI S2 S3 S4 b. Draw and ill the state table of the circuit. Write the equations of the state variables and the output Z.
Implement the circuit defined by equation F(a,b,c,d) = E (0,5,6,7,11) using: 4-to-1 multiplexers and logic gates. 2-to-4 decoders with non-inverted outputs and logic gates. i. ii.
C1. Consider the designing of a synchronous circuit to detect the sequence 0110. The circuit has a single input x, and a single output z. The output is logic-l whenever the input sequence 0110 is detected, logic-0 otherwise. Note that overlapping sequences are allowed. Answer the following questions: a. Complete the following state diagram of the circuit: 1 so s1 S2 S3 S4 b. Draw and fill the state table of the circuit. c. Write the equations of the state variables and the output Z.
Create an implementation using 2-input NAND gates only for the following equation. You may use inverter symbols internally and/or inversion symbols ( ) on the inputs as has been done in the example with the understanding that these would be replaced with 2-input NAND gates with inputs tied together. Be sure to minimize your SOP equations before conversion the NAND-only. f(a, b, c, d) = c'd + c(b' + d)
The NAND logic gate is universal, meaning that using gate alone, we can implement any of the other logic gates. Find a way to define NOT, AND, and OR, using only NAND gates and the input variables I and y. (a) NOT(2) = (b) AND(x, y) = (c) OR(x, y) =
Implement f (a, b, c, d) = Σ m(3, 4, 5, 6, 7, 11, 15) as a two-level gate circuit, using a minimum number of gates. (a) Use AND gates and NAND gates. (b) Use OR gates and NAND gates. (c) Use NAND gates only.
Implement following function G(A, B, C, D) = {Odd numbers not included in the function F} and the function F(A, B, C, D) = Em(0, 1, 2, 6, 7, 9, 11, 13, 15) together using only one decoder and external gates (OR, AND, NOT..).
Question 2: A combinational circuit has 4 inputs (A, B, C, D) and 1 output (F). ABCD represent a majority function. The output of the majority function is equal to 1 if the input variables have more 1's than O's, otherwise the output is 0. a. Construct the truth table of the required circuit. b. Implement the minimized expression of F using 3-level all NAND gate circuit. Implement a 2-1Multiplexer using three-state buffers.
you are going to implement finite state machine for traffic light 4way 6 input ( c1,c2,c3,c4, S and L) C1,C2,C3,C4 are sensors and s=1 sec L=25sec ,T to activate the timer