A common bus system which is capable of transferring 4 bits at time with number of registers are 4 each register is of 4 bit? Draw circuit diagram for this and also define how many multiplexers are required and what will be the size of multiplexer with truth table Also explain how to gather data from this bus back into register

A common bus system which is capable of transferring 4 bits at time with number of registers are 4 each register is of 4 bit? Draw circuit diagram for this and also define how many multiplexers are required and what will be the size of multiplexer with truth table Also explain how to gather data from this bus back into register

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 24VE: _____ predicts that transistor density will double every two years or less.

See similar textbooks

Similar questions

Given 8 registers of 3 bit each. Design a bus using 2 to 4 line decoders and tri state buffers and explain its working with the help of truth table.
Please use Logism and please show your work Design a 4-bit ALU that performs Arithmetic (add, subtraction), and Logic operations (AND, OR). • R/W: read/write signal (0:read, 1:write) .Simulate your design. The details of each control signal (Unit) are as follows Design three 4-bit parallel registers to hold A, B, and C where C keepsthe output of the ALU. The registers have a R/W control signal that indicates that theyare being written to or read from.
II. IMPLEMENTATION OF SIMPLE SYSTEMS. Implement the given RTL below using bus connection and multiplexers and/or tri-state buffers. Assume that the given control signals are all mutually exclusive, and all registers are 4-bit wide. You may include additional flip-flop pins if necessary. A: W + Z,V + 1(high) B: X + V,Z + V C: X +W,Y + 0 (low) D: V + Y,W + Y,z-Y E: Y + X,Z + X
4) Obtain the truth table for a 2-to-1 word-sized mux where the two input buses and output bus are all 2-bits wide. Use IN0_1, IN0_1, IN1_0, IN1_1, S for the inputs and OUT_0 and OUT_1 for the outputs. Obtain the schematic diagram for a possible implementation of such a mux following the example given in Figure 3.3
4) Obtain the truth table for a 2-to-1 word-sized mux where the two input buses and output bus are all 2-bits wide. Use IN0_1, IN0_1, IN1_0, IN1_1, S for the inputs and OUT_0 and OUT_1 for the outputs. Obtain the schematic diagram for a possible implementation of such a mux following the example given in Figure 3.3 correctly.
1. Explain how a tri-state output AND gate works. Can you connect the outputs from four tri-state output AND gates together? If so, what must you do? What other circuitry is needed? We saw an alternative method of building a data bus using tri-state buffer gates. Explain how we did that by showing stage 0 of the data bus created when using tri-state buffer gates when connecting 4 registers (RO, R1, R2 and R3) where each register is 8 bits in size. What other circuit is needed in the problem above above to control the tri-state buffer gates?
As we know that transferring information among registers in any multiple register configuration is a common bus system. So, explain this register transfer through bus system in which it has to be constructed with three-state gates instead of multiplexers.
1. design an 8 bit common bus based circuit that supports addition of two 8 bit values. There are two data registers: RegA and RegB. The adder needs to be accumulator based; this means that one operand must be found in the accumulator register, AC, and the other will be loaded from the common bus. The circuit must support AC + RegA as well as AC + RegB. 2. For example, suppose you want to add RegA + RegB. If RegA contains 1216 and RegB contains 3416, you must manipulate the circuit through control signals so that the adder can add up the AC + a register operand. You may use Adder-8 from the parts library. The sum from the adder must be loaded back into the AC. 3. The circuit must be able to move data on the bus from one register to the AC or to the adder. There are no point-to-point connections between components; however, the AC can load data either from the bus or from the output sum of the adder. You will need to include a mux to control that capability. 4. Each register, RegA,…
Consider you have eighteen (18) bits register. In this register first MSB bit is reserved for sign of the value, following 6 bits are used for the exponent and remaining for the fraction bits. Show the IEEE 754 representation of -51.854 for the mentioned register and bit distribution.
in 8085µP Write ALP to make the microprocessor working as up/down counter mod (63) with time delay 2ms between each two counting states. (let the frequency is 4 MHz).
1- Write the VHDL code for the circuit shown in figure2. The circuit acts as support circuit for the control unit. It takes 5 bit from a 7 bit bus and start counting down at the rising Bus edge of each clock cycle in case the "Decr" signal is active. A new data loaded to the (4.0) n shift count 5-bit down counter CLK Decr circuit each time the "Ld" signal activated. The output "n" is equal to "1" in case the count value reaches "00000". Explain why the control unit Ld n 04.00 n-0 needs such circuit. Do functional simulation for your design. Figure 2
QUESTION 40 When the MPU performs am 1/0 write bus operation DT/R = RD v and WR