A pipeline with 18 stages runs a program TEST having 5,076 instructions. Branches comprise 17 percent of the instructions, and the "branch not taken" prediction holds for all branch instructions. The clock cycle time for the pipelined processor is 18ns and each stage of the pipelined processor takes one clock cycle. Calculate the execution time of the program. Also calculate the speed-up factor of the pipelined processor compared to a non-pipelined processor.

A pipeline with 18 stages runs a program TEST having 5,076 instructions. Branches comprise 17 percent of the instructions, and the "branch not taken" prediction holds for all branch instructions. The clock cycle time for the pipelined processor is 18ns and each stage of the pipelined processor takes one clock cycle. Calculate the execution time of the program. Also calculate the speed-up factor of the pipelined processor compared to a non-pipelined processor.

Name: A pipeline with 18 stages runs a program TEST having 5,076 instructio
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: A pipeline with 18 stages runs a program TEST having 5,076 instructions.Branches comprise 17 percent of the instructions, and the "branch nottaken" prediction holds for all branch instructions. The clock cycle timefor the pipelined processor is 18ns

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Pipeline stall should be defined.
True/False By modifying the architecture of a pipelined machine, if you are able to improve it's throughput, it implies that you have necessarily improved the average latency of the instructions.
True/False Run times of the typical five stages to execute an instruction are as given in some units of time: Instruction Fetch: 10 Instruction Decode: 15 Execute: 30 Memory: 50 Write Back: 20 If this is implemented as a pipelined versus a non-pipelined machine, then depending on the absence of hazards, one could expect the speedup to be about 2.5.
In an unbalanced pipelined implementation, the time required to execute each individual instruction is same as for non-pipelined implementation. 1true 2 false
In a non-pipelined processor, to execute one instruction 5 cycles are needed. The clock speed of non-pipelined processor is 4 GHz. If same processor is changed to pipelined processor having 6 stages. The clock rate of pipelined processor is changed to 3 GHz. What is the speedup achieved in this pipelined processor? (Assume no stalls in pipelined processor)
A CPU takes 'x' number of clock cycles per one instruction; the Corresponding Pipelined CPU takes 2,3,4 and 1, clocks in IF, ID, PO and WB stages. To get the Speed-up 2.5, the 'x' value is
In an unbalanced pipelined implementation, the time required to execute each individual instruction is same as for non-pipelined implementation. Select one: O True O False
Determine the number of clock cycles that it takes to process 500 tasks in a four segment pipeline.
A 5-stage pipelined processor has the stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Operand (WO). The IF, ID, OF, and WOstages take 1 clock cycle each for any instruction. The EX stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction. Operand forwarding is used in the pipeline (for data dependency, OF stage of the dependent instruction can be executed only after the previous instruction completes EX). What is the number of clock cycles needed to execute the following sequence of instructions? MUL R2,R10,R1 DIV R5,R3,R4 ADD R2,R5,R2 SUB R5,R2,R6
Unbalanced pipelined execution takes the same time as non-pipelined execution. Pick one: True/False