A typical digital signal processing (DSP) system is given in figure below. ADC has DOMHZ sampling clock and every samples will be captured by FPGA for backend processing. n interpolator increases the sampling rate by a factor of 4 to generate the sample stream of y(n). nen, a decimation block will reduce the sampling rate by a factor of 15 to generate sample ream of z(n). 100MHZ FPGA y(n) z(n) Decimator x(t) x(n) ADC Interpolator LPF1 LPF2 When LPF1 (Low Pass Filter 1) and LPF2 are implemented using a 30-taps FIR structure, and the system must operate in streaming way (every samples must be processed without any halt), what will be required FPGA clock frequency and what type of FIR filter structures should be used? Input samples are 12-bits and coefficients are 10-bits for both filters. Determine the number and the size of multiplication and addition operations in FPGA to implement LPF1 and LPF2. Comment on the bit growth and what kind of digital operations should be implemented before LPF2 to reduce the hardware cost?

A typical digital signal processing (DSP) system is given in figure below. ADC has DOMHZ sampling clock and every samples will be captured by FPGA for backend processing. n interpolator increases the sampling rate by a factor of 4 to generate the sample stream of y(n). nen, a decimation block will reduce the sampling rate by a factor of 15 to generate sample ream of z(n). 100MHZ FPGA y(n) z(n) Decimator x(t) x(n) ADC Interpolator LPF1 LPF2 When LPF1 (Low Pass Filter 1) and LPF2 are implemented using a 30-taps FIR structure, and the system must operate in streaming way (every samples must be processed without any halt), what will be required FPGA clock frequency and what type of FIR filter structures should be used? Input samples are 12-bits and coefficients are 10-bits for both filters. Determine the number and the size of multiplication and addition operations in FPGA to implement LPF1 and LPF2. Comment on the bit growth and what kind of digital operations should be implemented before LPF2 to reduce the hardware cost?

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

4. The following Data input and data select waveforms are applied to a Multiplexer. Determine the output waveform. Do D Dy So
Signal and system problem plz explain every step how do this step
Explain in detail, what is the difference between sampling and quantization
18 Time taken for the output signal rise to 95% from 10% is called rise time Select one: True False
A PPL frequency synthesizer has an output frequency of 470 MHz. A divide-by-10 prescaler is used. The reference frequency is 10 kHz. What is the frequency step increment?
3. (a) Consider the following figure depicts a sampled analog signal for digital signal representation. Assume that the sampling amplitudes are between -48V to +48V with 16 quantization levels. By applying the concept of Pulse Code Modulation, calculate the normalized PAM value and normalized quantized value for the given analog signal value at different time stamps. Time Analog Signal Value (V) -2.9 1 -12.6 2 33.7 3 45.4
Draw a 2 Hz sinus function (amplitude is 2V). Calculate minimum sampling frequency. Draw the sampled signal with a sampling period of t=0.1s
Signal and system problem plz explain every step with a formula
In general, a multiplexer has ..........: O one data input, several data outputs, and selection inputs O one data input, one data output, and one selection input O several data inputs, one data output , and selection inputs
The modulation techniques used to convert analog signal into digital signal are a. Pulse code modulation b. Delta modulation c. Adaptive delta modulation d. All of the above
2. The analog signal shown in the following figure is to be delta modulated. The sampling period and the step size are indicated by the grid on the figure. Draw the staircase function that follows the signal as closely as possible and write down the delta modulation output.
This subject is digital signal processing of ece pls solve neatly and faster thanks