QUESTION 2: The differential amplifier in Figure P11.4 is biased with a three-transistor current source. The transistor parameters: B = 85 , VBE(on) = 0.7 V, and V=0. Determine a new value of R1 such that VCE4 = 1.3 V. What are the values of Ic4, Ic2, and I1? Ic4 (mA) Format : 4.2 Ic2 (mA) Format : 8.382 I (mA) Format : 5.576 R1 (k2) Format : 5.969

QUESTION 2: The differential amplifier in Figure P11.4 is biased with a three-transistor current source. The transistor parameters: B = 85 , VBE(on) = 0.7 V, and V=0. Determine a new value of R1 such that VCE4 = 1.3 V. What are the values of Ic4, Ic2, and I1? Ic4 (mA) Format : 4.2 Ic2 (mA) Format : 8.382 I (mA) Format : 5.576 R1 (k2) Format : 5.969

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

Sketch the de load line, quiescent collector current, quiescent voltsge, input power, output power and maximum efficiency of the circuit shown an Figure. The input results in a base current of 5 mA peak to peak What maximum output power can be delivered by the circuit, if the input voltage is changed resulting in a base current of 10mA peak to peak and hence find the maximum etficiency. cc=15 V R =18 2 -25
A. Detemine the value of the collector resistor in an npn transistor amplifier with Bpc = 250, VBB = 2.5 V, Vcc = 9 V, VCE = 4 V, and Rg = 100 k2. B. Detemine Ic(sat) for the transistor in below Figure. What is the value of Is necessary to produce saturation? What minimum value of VIN is necessary for saturation? Assume VCE(sat) = 0 V. %3D +5 V 10 kN Rg VINO BDC = 150 1.0 MN
This graphical solution represents IDss Q-point VGS VP VGG Select one: A. self bias for an n-channel JFET B. fixed-bias configuration for an n-channel JFET. C. voltage-divider bias for an n-channel JFET D. None of the above
1. A certain phototransistor has a BDC. 150. If I = 250, what is the collector current? 2. In the figure below, if Vcc is replaced from a 12-V to an 18-V source. what would be output voltage when (a) the light source is OFF and (b) when the light source is ON. #12 V
4) Consider the clamping circuit below, assume Vref=3 V and Vin=5sin(wt) ..Draw the output voltage waveform. Clearly mark the max and min of the voltage.. Vref
circuits by using the small signal models of the transistor. Assume the Early voltage of the transistors are infinitely large. Calculate the small-signal input and output impedances of the following Vcc R1 R1 Rout VB RE Rin R2
Consider the circuit in Figure 1 below. Explain the effects of Rs and RL in the circuit parameters (Voltage and Current Gains, and the Input and Output Impedances) of the amplifier?
What must be the minimum power rating for the external pass transistor used with a 7815 regulator in a circuit such as that shown in Figure below? The input voltage is 30 V and the load resistance is 10 n. The maximum internal current is to be 700 ma Assume that there is no heat sink for this calculation. Keep in mind that the use of a heat sink increases the effective power rating of the transistor and you can use a lower rated transistor. VIN Re VoUT 7815 RL
The transistor parameters for the circuit in Figure are B, =B2 = 100, VBE1on) = VBE2ton) = 0.7 V, and %3D VA1 =VA2 =0.Find the small signal voltage gain Av = vo/vs. (Note that V-=0.026 V) Vcc=9 V Rib Q1 Vs 1 ko -Ro 20 V 100 Q -ww
4. Figure 4 shows two-stage CMOS op-amp. a) Why do we need Q1 and Q2; b) List all current mirrors +Vpp Cc D, SSA- Figure 4
As a maintenance engineer in a semiconductor company, you are given a task to replace the current version of dc-biasing circuit for a faulty tester machine. This dc-biasing circuit used an n-channel JFET as shown in Figure 2. Re-design a new dc-biasing circuit using an n-channel D-MOSFET that can produce a similar output current, IDQ as the previous circuit. Your tasks are: (i) Calculate the operating point (IDQ and VGSQ) of the dc-biasing circuit in Figure 2. Then sketch the JFET network transfer curve (ID and VGS). (ii) Without changing the circuit configuration, calculate the values of source resistor, RS and RB to achieve this objective. Determine the commercial value of the new RS and RB.  For cost reduction reason, the values of RD, RA and VDD should be maintained.  The chosen D-MOSFET has a maximum drain current of 8 mA and gate-source cutoff voltage of – 15V.  The new RS value should be 3 times larger than the old RS used in the JFET network to compensate for the high…
Calculate and write the Vo / Vi gains in the following circuits with opamps. (show calculations)