Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
Question: Assume that main memory accesses take 70 ns and that 36% of all instructions access data memory. The following table shows data for L1 caches attached to each of two processors, P1 and P2. Processor P1 P2 L1 Size 2 KB 4 KB L1 Miss Rate 8% 6% L1 Hit Time 0.66 ns 0.90 ns a) Assuming that the L1 hit time determines the cycle times for P1 and P2, what are their respective clock rates? b) What is the Average Memory Access Time (AMAT) for P1 and P2 (in cycles)?

Question: Assume that main memory accesses take 70 ns and that 36% of all instructions access data memory. The following table shows data for L1 caches attached to each of two processors, P1 and P2. Processor P1 P2 L1 Size 2 KB 4 KB L1 Miss Rate 8% 6% L1 Hit Time 0.66 ns 0.90 ns a) Assuming that the L1 hit time determines the cycle times for P1 and P2, what are their respective clock rates? b) What is the Average Memory Access Time (AMAT) for P1 and P2 (in cycles)?

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question

Hello. Please answer the attached Computer Organization/Design question and its two parts correctly & completely. Please show all of your work for each part.

*If you answer the question and its two parts correctly, I will give you a thumbs up. Thank you.

Question: Assume that main memory accesses take 70 ns and that 36% of all instructions access data memory. The following table shows data for L1 caches attached to each of two processors, P1 and P2. Processor P1 P2 L1 Size 2 KB 4 KB L1 Miss Rate 8% 6% L1 Hit Time 0.66 ns 0.90 ns a) Assuming that the L1 hit time determines the cycle times for P1 and P2, what are their respective clock rates? b) What is the Average Memory Access Time (AMAT) for P1 and P2 (in cycles)? * Please solve both parts correctly. Thank you.
Transcribed Image Text:Question: Assume that main memory accesses take 70 ns and that 36% of all instructions access data memory. The following table shows data for L1 caches attached to each of two processors, P1 and P2. Processor P1 P2 L1 Size 2 KB 4 KB L1 Miss Rate 8% 6% L1 Hit Time 0.66 ns 0.90 ns a) Assuming that the L1 hit time determines the cycle times for P1 and P2, what are their respective clock rates? b) What is the Average Memory Access Time (AMAT) for P1 and P2 (in cycles)? * Please solve both parts correctly. Thank you.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 3 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS