Computer Systems: A Programmer's Perspective (3rd Edition)
3rd Edition
ISBN: 9780134092669
Author: Bryant, Randal E. Bryant, David R. O'Hallaron, David R., Randal E.; O'Hallaron, Bryant/O'hallaron
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Textbook Question
Chapter 6, Problem 6.31HW
Suppose that a program using the cache in Problem 6.30 references the 1-byte word at address 0x071A. Indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs. If there is a cache miss, enter “___” for “Cache byte returned.” Hint Pay attention to those valid bits!
A. Address format (1 bit per box):
B. Memory reference
Parameter | Value |
Block offset (CO) | 0x____ |
Index (CT) | 0x____ |
Cache tag (CT) | 0x____ |
Cache hit? (Y/N) | |
Cache byte returned | 0x____ |
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solutionStudents have asked these similar questions
Assume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory
configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix)
Logical Address Format
Page Table
Physical Memory
Physical Address (starting)
Oxppppdddd
Page Frame
Frame
Size (hex)
Size (dec)
Ox10000
Ox10000
2
Охс000
65536
PPpp: page number
dddd: page offset
1
1
Оxd000
65536
3
2
Охе000
Ox10000
65536
3
Oxf000
Ox10000
65536
Translate the following addresses:
What is the physical address for 0x00011119
What is the physical address for 0x00000001
What is the logical address for Oxd0000001 ?
What is the logical address for Oxc0000002 ?
Assume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory
configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix)
Logical Address Format
Physical Memory
Physical Address (starting)
Page Table
Oxppppdddd
Page | Frame
Frame
Size (hex)
Size (dec)
Ox10000
Ox10000
2
Охс000
65536
pppp: page number
dddd: page offset
1
1
Oxd000
65536
2
2
Oxe000
Ox10000
65536
3
Oxf000
Ox10000
65536
Translate the following addresses:
What is the physical address for 0x0000ee00 ?
What is the physical address for Ox00020001 ?
What is the logical address for Oxe0001234 ?
What is the logical address for Oxc0004268 ?
Assume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory
configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix)
Logical Address Format
Physical Memory
Physical Address (starting)
Page Table
Охрppdddd
Page | Frame
Frame
Size (hex)
Size (dec)
2
Охс000
Ox10000
65536
pppp: page number
dddd: page offset
1
1
Оxd000
Ox10000
65536
3
2
Охе000
Ox10000
65536
3
Oxf000
Ox10000
65536
Translate the following addresses:
What is the physical address for 0x0002ffff
What is the physical address for Ox0000abcd ?
What is the logical address for Oxf000000f ?
What is the logical address for Oxc000bbcc ?
Chapter 6 Solutions
Computer Systems: A Programmer's Perspective (3rd Edition)
Ch. 6.1 - Prob. 6.1PPCh. 6.1 - Prob. 6.2PPCh. 6.1 - Prob. 6.3PPCh. 6.1 - Prob. 6.4PPCh. 6.1 - Prob. 6.5PPCh. 6.1 - Prob. 6.6PPCh. 6.2 - Prob. 6.7PPCh. 6.2 - Prob. 6.8PPCh. 6.4 - Prob. 6.9PPCh. 6.4 - Prob. 6.10PP
Ch. 6.4 - Prob. 6.11PPCh. 6.4 - Prob. 6.12PPCh. 6.4 - Prob. 6.13PPCh. 6.4 - Prob. 6.14PPCh. 6.4 - Prob. 6.15PPCh. 6.4 - Prob. 6.16PPCh. 6.5 - Prob. 6.17PPCh. 6.5 - Prob. 6.18PPCh. 6.5 - Prob. 6.19PPCh. 6.5 - Prob. 6.20PPCh. 6.6 - Prob. 6.21PPCh. 6 - Prob. 6.22HWCh. 6 - Prob. 6.23HWCh. 6 - Suppose that a 2 MB file consisting of 512-byte...Ch. 6 - The following table gives the parameters for a...Ch. 6 - The following table gives the parameters for a...Ch. 6 - Prob. 6.27HWCh. 6 - This problem concerns the cache in Practice...Ch. 6 - Suppose we have a system with the following...Ch. 6 - Suppose we have a system with following...Ch. 6 - Suppose that a program using the cache in Problem...Ch. 6 - Repeat Problem 6.31 for memory address0x16E8 A....Ch. 6 - Prob. 6.33HWCh. 6 - Prob. 6.34HWCh. 6 - Prob. 6.35HWCh. 6 - Prob. 6.36HWCh. 6 - Prob. 6.37HWCh. 6 - Prob. 6.38HWCh. 6 - Prob. 6.39HWCh. 6 - Given the assumptions in Problem 6.38, determine...Ch. 6 - You are writing a new 3D game that you hope will...Ch. 6 - Prob. 6.42HWCh. 6 - Prob. 6.43HWCh. 6 - Prob. 6.45HWCh. 6 - Prob. 6.46HW
Additional Engineering Textbook Solutions
Find more solutions based on key concepts
Describe a situation where memberwise assignment is not desirable.
Starting Out with C++ from Control Structures to Objects (8th Edition)
Write an SQL statement to display the pet ID, breed, and type for all pets having a four-character name startin...
Database Concepts (8th Edition)
Celsius to Fahrenheit Table In one of the Chapter 3 Programming Challenges you were asked to write a program th...
Starting Out with C++: Early Objects (9th Edition)
In Exercises 33 through 40, determine the output displayed in the list box by the lines of code.
Introduction to Programming Using Visual Basic (10th Edition)
Array Operations Write a program with an array that is initialized with test data. Use any primitive data type ...
Starting Out with Java: From Control Structures through Objects (6th Edition)
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Similar questions
- For the following loop assume the array arr2[][] has never been referenced before in the code. Also assume that a cache line is 32 Bytes, and an int is 4 Bytes. 1. How many memory references are there?arrow_forwardFor the following loop assume the array arr2[][] has never been referenced before in the code. Also assume that a cache line is 32 Bytes, and an int is 4 Bytes. 1. How many cache misses are there?arrow_forwardAssume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix) Logical Address Format Physical Memory Physical Address (starting) Page Table Size (dec) 65536 65536 Frame Size (hex) Oxppppdddd Page Frame 2 Ox10000 Ox10000 Охс000 pppp: page number dddd: page offset 1 1 Oxd000 2 Охе000 Ox10000 65536 3 Oxf000 Ox10000 65536 Translate the following addresses: What is the physical address for 0x0002ffff ? What is the physical address for 0x0000abcd ?arrow_forward
- Exercise 2: A byte addressable memory has a size of 1024 MBytes. This memory is attached to a direct mapping cache of 32KBytes that contains 1024 lines. a. What is the memory address length? b. What is the block size? c. What is the number of blocks in main memory? d. What is the length in bit of: tag (T), line number (L) and byte number (W)? e. Determine in Hexadecimal the tag (T), line number (L) and byte number (W) of the following Hexadecimal memory address: 000008AE f. What is the block that contains the address 000000DE? g. Which line of the cache can hold the block containing 000000DE?arrow_forwardAssume that the integer variables f, g, and h are assigned to registers Ss0, Ss1, and Ss2 respectively. Assume that the base address of integer arrays A and B are in registers Ss3 and Ss4 respectively. Write a MIPS-32 program segment that performs the following C statement: B[g] = A[f] + A[h+2].arrow_forwardFor the following loop, assume the array arr2[][] has never been referenced before in the code. Also assume that a cache line is 32 Bytes, and an int is 4 Bytes. 1. How many memory references are there?2. How many cache misses are there?arrow_forward
- Assume that CS=3500, DS=4500, SS=5500, SI=2200, DI=4200, BX=7300, BP=8000, AX=3420 (all values are in hex). Calculate the physical address of the memory and show the contents in each of the following: a) MOV [BP]+10,AX b) MOV [SI],AX c) MOV [BX][DI]+20,AXarrow_forward1. Windows The hypothetical machine of has two I/O instructions: 0011 Load AC from I/O 0011 Store ÁC to I/O In these cases, the 12-bit address identifies a particular I/O device. Show the program execution for the following program: Load AC from device 68. Add contents of memory location 326. Store AC to device 69. Assume that the next value retrieved from device 68 is 10 and that location 326 contains a value of 35 Windows The hypothetical machine of has two I/C 0011 Load AC from I/O 0011 Store AC to I/O In these cases, the 12-bit address identifies a parti execution for the following program:4 Load AC from device 68. Add contents of memory location 326. Store AC to device 69. Assume that the next value retrieved from devi contains a value of 35. 여기에 질문을 입력하거나 붙여 넣으세요.arrow_forward1. Write a program to store 5 consecutive bytes of data into the data segment. The first data element should be 1 and the data should be stored starting from offset position 10H. 2. Write program to exchange the contents of AL and BL using the stacks. The initial values of AL should have 4CH and BL should have 55H. 3. In the above programs, write the physical addresses of all the segment registers, as well as the logical addresses.arrow_forward
- 8Gbx32 ROM element is given. a) Specify the address line and the data number line. b) How many bits is the total storage capacity of the memory? c) The total storage capacity of the memory can be specified in Megabytes.d) If we have two 4Gbx16 ROMs, two 2Gbx16 and 2Gbx32 modules, use these elements to design the 8Gbx32 bit memory unit as block diagrams. Express it in a descriptive way.arrow_forward1. Suppose a computer has 2³2 bytes of byte-addressable main memory and a cache size of 2¹5 bytes, and each cache block contains 64 bytes. a) How many blocks of main memory are there? (_ b) How many blocks of cache memory are there? (_ c) If this cache is direct-mapped, what is the format of a memory address as seen by the cache; that is, the size of the tag field_ the size of block field and the size of the offset field_ d) If this cache is fully associative, what is the format of a memory address as seen by the cache; that is, the size of the tag field_ and the size of the offset field e) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache; that is, the size of the tag field_ the size of set field and the size of the offset fieldarrow_forwardadres veri 01h 5x9 02h 5x8 8715683 b190100564 7156 08h 6715988 5x2 bis010054 71 09h 5x1 Write the asm code that will create the address and contents given in the table. (It is mandatory to use loop and indirect addressing.) b10100564 159 190100564-7I5arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- C++ for Engineers and ScientistsComputer ScienceISBN:9781133187844Author:Bronson, Gary J.Publisher:Course Technology PtrSystems ArchitectureComputer ScienceISBN:9781305080195Author:Stephen D. BurdPublisher:Cengage Learning
C++ for Engineers and Scientists
Computer Science
ISBN:9781133187844
Author:Bronson, Gary J.
Publisher:Course Technology Ptr
Systems Architecture
Computer Science
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Cengage Learning
Instruction Format (With reference to address); Author: ChiragBhalodia;https://www.youtube.com/watch?v=lNdy8HREvgo;License: Standard YouTube License, CC-BY